\$	00000000 00000000 00000000	RRRRRRRRRRRR RRRRRRRRRRRRRRRRRRRRRRRRR		333333333 333333333 3333333333	222222222
\$\$\$ \$\$\$ \$\$\$	000 000 000 000	RRR RRR RRR RRR	111	333 333 333 333	222 222 222 222 222
\$\$\$ \$\$\$ \$\$\$ \$\$\$ \$\$\$	000 000 000 000	RRR RRR RRR RRR	111	333 333 333	222
\$\$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$\$	000 000 000 000	RRRRRRRRRRRR RRRRRRRRRRRR RRRRRRRRRRRR	111	333 333 333	222
\$\$\$ \$\$\$ \$\$\$	000 000 000 000	RRR RRR RRR RRR	111	333	222
\$\$\$ \$\$\$ \$\$\$	000 000 000 000	RRR RRR RRR RRR	111	333 333 333 333	222
\$	00000000 00000000 00000000	RRR RRR RRR RRR	††† †††	333333333 333333333 333333333	222222222222222

\_\$2

Pse

SOR

SOR

SOR

SOR

\_LI

	88888888 88888888 88 88 88 88	######################################	XX	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP
	\$			

LIBSFIXUP_D	DEC ontents	- Fixup decimal reserved operand E 5 16-SEP-1984 01:19:22 VAX/VMS Macro V04-00	Page	0
(2) (3) (4) (6) (7)	56 158 306 467 608	DECLARATIONS LIBSFIXUP_DEC - Fixup decimal reserved operand NEXT_OPERAND - Get next operand TRY_TO_FIX - Try to fix the operands of the instruction GET_REGS Get contents and addresses of all save registers in stack		

LI VO \*\*\*\*\*

10

16

18

0000

0000

0000 0000

0000

0000 0000

ÖÖÖÖ

16-SEP-1984 01:19:22 VAX/VMS Macro V04-00 5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1

.TITLE LIB\$FIXUP\_DEC - Fixup decimal reserved operand .IDENT /V04-000/ ; File: LIBFIXUPD.MAR Edit: PDG002

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

: FACILITY: General Utility Library

ABSTRACT:

LIB\$FIXUP\_DEC fixes up decimal reserved operands when a reserved operand fault occurs so that execution may continue at that instruction or the next instruction. It is designed to be a condition handler or to be called from a condition handler.

ENVIRONMENT: Runs at any access mode, AST Reentrant

Version 1, CREATION DATE: 03-DEC-1980 Adapted from LIB\$FIXUP\_DEC AUTHOR: Peter D Gilbert.

MODIFIED BY:

V02-002 PDG002 PDG 25-Oct-1983
Modify the source if possible. If not, copy the source before attempting the instruction. Also, store the condition codes.

V02-001 PDG 10-Aug-1982 Fix a problem with searching the translation table.

V02-000 Original

```
LIBSFIXUP_DEC
                                           - Fixup decimal reserved operand DECLARATIONS
                                                                                                    16-SEP-1984 01:19:22 VAX/VMS Macro V04-00
5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1
                                                                             .SBTTL DECLARATIONS
                                                            LIBRARY MACRO CALLS:
                                                                             SSFDEF
                                                                                                                Stack frame symbols
                                                                                                               Processor Status Longword symbols Condition handling facility symbols Status value symbols
                                                                             SPSLDEF
                                                                             SCHFDEF
                                                                             SSTSDEF
                                                                            $SSDEF
                                                                                                             : System status values
                                                                    EXTERNAL DECLARATIONS:
                                                                            .DSABL
                                                                                       GBL
SYS$UNWIND
                                                                                                             ; force all external symbols to be declared
                                                                                                                Unwind stack frames
                                                                                       LIBS_BADSTA : Bad stack frame
SYSSCALL_HANDL : System routine that calls handlers
                                                                             .EXTRN
                                                                             .EXTRN
                                                   ŎŎŎŎ
                                                                    MACROS:
                                                   0000
                                                  0000
0000
0000
                                                                            NONE
                                                                    EQUATED SYMBOLS:
                                                   0000
                                                  0000
0000
0000
0000
                                     00000000
                                                                            RO_OFF
                                                                                                                        ; RO register offset in register image
                                     00000004
                                                                                       = 1+4
                                                                                                                           R1 register offset
                                                                                       = 2+4
                                     80000008
                                                                            R2_OFF
                                                                                                                           R2 register offset
                                     00000008
000000030
00000034
00000038
                                                                                                                           R4 register offset
                                                                            AP_OFF = 12*4
FP_OFF = 13*4
SP_OFF = 14*4
PC_OFF = 15*4
PSL_OFF = 16*4
                                                                                                                           AP register offset
                                                  0000
0000
0000
                                                                                                                        ; FP register offset
                                                                                                                          SP register offset
                                                                                                                        ; PC register offset
; PSL offset
                                     00000040
                                                  0000
                                                   0000
                                     00000000
                                                                            STACK = 0
                                                                                                                        ; Used by DCL macro
                                                                            .MACRO DCL, SYM, LEN
STACK = STACK - 4*LEN
                                                   0000
                                                                                                                          Declare stack temp offsets
                                                   0000
                                                                                                                        ; Allocate LEN longwords
                                                   0000
                                                                            SYM =
                                                                                       STACK
                                                                                                                        : Define SYM
                                                   0000
                                                                             .ENDM
                                                                                       REG_IMAGE, 17
ADR_IMAGE, 17
                                                                                                                        : FP offset for image vector of registers : FP offset for image vector of addresses
                                                                            DCL
                                                   0000
                                                                            DCL
                                                  ; where registers have been saved in stack
                                                                            DCL
                                                                                       OPD_IMAGE, 6
                                                                                                                        : Addresses of operands
                                     FFFFFFF 8
                                                                            IMAGE_PSL = -4
IMAGE_PC = -8
                                                                                                                        ; FP offset of PSL image
; FP offset of PC image
                                                           103
104
105
106
107
108
109
110
111
112
                                                                    Define codes used to denote operand types in opcode/operand tables
                                                                    to follow.
                                                                            OP Z
OP W
OP D
OP P
OP A
                                     00000000
                                                                                       = 0
                                                                                                                        ; No more operands to process
                                     00000001
                                                                                       = 1
                                                                                                                          Word
                                     00000003
                                                                                       = 2
                                                                                                                          Decimal
                                                                                                                          Packed
                                     00000004
                                                                                       = 4
                                                                                                                        : Address
```

```
LIBSFIXUP_DEC
                                                   - Fixup decimal reserved operand DECLARATIONS
                                                                                                                     16-SEP-1984 01:19:22 VAX/VMS Macro V04-00
5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1
                                                                               OWN STORAGE:
                                                           0000
                                                     0000000
                                                                                          .PSECT _LIBSCODE PIC, USR, CON, REL, LCL, SHR, - EXE, RD, NOWRT, LONG
                                                           0000
                                                                                Tables of opcodes and operand types. The first byte in each entry is the opcode. The remaining bytes (up to 6) are OP_x codes defined
                                                                      1201234567890123456789
                                                                                above that specify what datatype each operand is for that instruction. If an operand type is 0, then no more operands are processed for that instruction. The opcodes must be in decreasing order, and the final
                                                                                opcode byte must be a zero.
                                                                               Table for single byte opcodes.
                                                                            SING_TAB:
                                                                                          BYTE
BYTE
BYTE
                  00 00 03 01 04 02 01
00 00 00 03 01 02 01
                                                                                                      X26. OP W. OP D. OP A. OP W. OP P. O. O. CVTTP
                                                           0011
0011
0011
0011
0011
0011
                                                                               Table for registers used in this instruction.
The high order word is used for auto-increment/decrement.
                                                                                These entries must be in the same order as the SING_TAB entries.
                                                                                          .ALIGN LONG
                                                                             REGS_TAB:
                                           7FFF000F
                                                                                                      ^X7FFF000F
                                                                                                                                                                      : CVTTP
                                                                                          . LONG
                                                           0018
001C
                                           7FFF000F
                                                                       140
                                                                                          . LONG
                                                                                                      *X7FFF000F
                                                           001C
001C
001C
001C
001D
001E
001F
                                                                            ; Table of context amounts listed in OP_x code order
                                                                            OP_CONTEXT:
                                                    00
02
01
01
01
                                                                                          BYTE .BYTE
                                                                                                                                   OP Z
OP W
OP D
OP P
OP A
                                                                      148
149
150
151
153
154
155
156
                                                                                          BYTE
                                                                                          .BYTE
                                                                               PSECT DECLARATIONS:
                                                                                          .PSECT _LIB$CODE_PIC, USR, CON, REL, LCL, SHR, -
                                                                                                                   EXE. RD. NOWRT, LONG
```

- Fixup decimal reserved operand 16-SEP-1984 01:19:22 VAX/VMS Macro V04-00 Page 4 LIB\$FIXUP\_DEC - Fixup decimal reserved o 5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1 (3)

.SBTTL LIB\$FIXUP\_DEC - Fixup decimal reserved operand functional DESCRIPTION:

LIB\$FIXUP\_DEC finds the reserved operand of the decimal instructions CVTTP or CVTSP after a reserved operand fault has been signaled. If possible, LIB\$FIXUP\_DEC will change the reserved digit(s) to "zero". Otherwise, execution proceeds with the next instruction.

LI

### Exceptions:

173 174 175

176

178

189 190 191

LIB\$FIXUP\_DEC can not handle the following cases and will return a status of SS\$\_RESIGNAL if any of them occur.

1. The currently active signaled condition is not SS\$ ROPRAND. 2. The reserved operand's datatype is not Decimal or Packed.

#### CALLING SEQUENCE:

ret\_status.wlc.v = LIB\$FIXUP\_DEC (chf\$l\_sigarglst.rl.ra, chf\$l\_mcharglst.rl.ra)

#### FORMAL PARAMETERS:

CHF\$L\_SIGARGLST = Address of signal argument vector.
CHF\$L\_MCHARGLST = Address of mechanism argument vector.

#### IMPLICIT INPUTS:

The stack frames back to that of the instruction which faulted. The instruction which faulted and its operands.

#### IMPLICIT OUTPUTS:

The reserved decimal operand, if found, is replaced by "zero".

#### COMPLETION STATUS:

- SS\$\_CONTINUE continue execution at point of condition Routine successfully completed. The reserved operand was found and was fixed up.
- SS\$\_ACCVIO access violation
  An argument to LIB\$FIXUP\_DEC or an operand of the faulting instruction could not be read or written.
- SS\$\_RESIGNAL resignal condition to next handler
  The condition signaled was not SS\$\_ROPRAND or the reserved operand was not a decimal value.
- LIB\$ BADSTA bad stack
  The stack frame linkage had been corrupted since the time of the reserved operand exception.

Note: If the status value returned from LIB\$FIXUP\_DEC is seen by the condition handling facility, (as would be the case if LIB\$FIXUP\_DEC was the handler), any success value is equivalent

```
LIBSFIXUP_DEC
                                                                   - Fixup decimal reserved operand 16-SEP-1984 01:19:22 LIBSFIXUP_DEC - Fixup decimal reserved o 5-SEP-1984 03:35:37
                                                                                                                                                                                                          VAX/VMS Macro V04-00
[SORT32.SRC]LIBFIXUPD.MAR:1
                                                                                                                       to SS$ CONTINUE, which causes the instruction to be restarted. Any failure value is equivalent to SS$_RESIGNAL, which will cause the condition to be resignalled to the next handler. This is because the condition handler (LIB$FIXUP_DEC) failed to handle
                                                                                                                       the condition correctly.
                                                                                                          SIDE EFFECTS:
                                                                                                                       If the reserved operand is fixed up, the instruction which faulted is restarted.
                                                                                              Registers used:
                                                                                                                       R0 =
R1 =
R2 =
R3 =
                                                                                                                                        scratch
                                                                                                                                        scratch
                                                                                                                                        pointer into opcode/operand table
                                                                                                                                        context index or 0
                                                                                                                                       OA1 (operand address) of bits 31:0
OA2 (operand address) of bits 63:32 which may not be
OA1+4 since registers not necessarily saved contiguously.
register number of operand specifier
pointer into operand image block
                                                                                                                       R4 = R5 =
                                                                                                                       R6 = R7 =
                                                                                                                       R8 = R9 =
                                                                                                                                        scratch
                                                                                                                                        mask of registers used in operands
                                                                  OFFC
                                                                                                                       .ENTRY LIB$fIXUP_DEC, ^M<R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>
; save all registers so that all will be
                                                                                                                                                                                               found in stack during back scan. disable IV (content index multiply) Enable condition handler
                                                                                                                                       B^SIG_TO_RET, (FP) : Enable condition handler CHF$L_SIGARGLST(AP), RO : RO = adr. of signal arg list array #STS$V_COND_ID, - : position of message identification #STS$S_COND_ID, - : size of id CHF$L_SIG_NAME(RO), - : compare 29-bit VAX-11 signal code #<SS$_ROPRANDa-STS$V_COND_ID> : with reserved operand code RESIGNAL : resignal the error STACK(SP), SP : allocate stack space GET_REGS : setup the two image vectors in loc
                                                                     9E
DO
ED
                                                                                                                       MOVAB
                                                                                                                       MOVL
                                                                                                                                                                                               RO = adr. of signal arg list array position of message identification
 0000008A 8F
                                                19
                                                                                                                       CMPZV
                                                                                                                       BNEQ
                                                                                                                       MOVAB
                                                                                                                                                                                               allocate stack space
setup the two image vectors in local stora
do not return here if error, instead RET w
                                                                                                                       BSBW
                                                                                                                                        GET_REGS
                                                                                                                                                                                               error completion status
                                                                                                     Get instruction opcode. Determine if this is an instruction which we can handle. If not, resignal. If so, load R2 with the address of the operand table entry for that opcode
                                                                                                                                       NEXT BYTE
W^SING TAB, R2
(R2), R0
MATCH
#8, R2
(R2)
                                                                                                                       BSBW
                                                                      30
9E
91
13
095
12
                                                                                                                                                                                               Get first opcode byte
                                                 FFBA
                                                           CF 624 08 624
                                                                                                                                                                                               Table base
                                                 50
                                                                                                      35:
                                                                                                                       CMPB
                                                                                                                                                                                               Is this the opcode?
                                                                                                                       BEQL
ADDL2
                                                                                                                                                                                               Yes, we have a match
                                                 52
                                                                                                                                                                                               Skip to next entry
                                                                                                                       TSTB
                                                                                                                                                                                               At end of table?
                                                                                                                                         35
                                                                                                                       BNEQ
                                                                                                                                                                                               No, continue searching
                                                                                                      RESIGNAL:
```

PS

SA

Ph

In

Co Pa Sy Pa Sy Ps

Cr

As

37 Th

77

Ma

\_5

59

Th

```
LIBSFIXUP_DEC
VO4-000
                                                    - fixup decimal reserved operand 16-SEP-1984 01:19:22
LIBSFIXUP_DEC - Fixup decimal reserved o 5-SEP-1984 03:35:37
                                                                                                                                                           VAX/VMS Macro V04-00
[SORT32.SRC]LIBFIXUPD.MAR; 1
                                                                              MOVZWL
RET
SIG_TO_RET:
MOVL
                                     0918 8F
                             50
                                                                                                                                                : We can't handle this exception, return SS$ ; RO = RESIGNAL error completion code
                                                                                                        #SS$_RESIGNAL, RO
                                                                                                         WORD 0
4(AP).R1
4(R1).#SS$_UNWIND
                                                                        222222222222222222222222222222333333
777777890123456789012345678901234
3012222222222222222222222222333333
                 00000920 8F
                                        04
                                                      A1
04
01
                                                                                            CMPL
BNEQ
                                      50
                                                                                            MOVL
RET
MOVL
                                                                                                         #SS$_NORMAL,RO
                           OC A0
                                         08
                                                                                                        8(AP),R0
4(R1),12(R0)
                                              AC
A1
7E
02
                                                                              15:
                                                                                            MOVL
                                                                                                         -(SP)
                                                                                            CLRQ
                                                                                                         #2.G"SYSSUNWIND
                       00000000 GF
                                                                                            CALLS
                                                                              MATCH:
                                    E338 CD 59
                                                      9E
04
                             57
                                                                                                         OPD_IMAGE(FP), R7
                                                                                            MOVAB
                                                                                                                                                : Address of operand address block
                                                                                            CLRL
                                                                                                                                                : No registers are used yet
                                                                              ; Scan the operand list, getting the addresses of all operands
                                                                              SCAN:
                                                      D6
95
13
10
                                                                                            INCL
                                                                                                                                                   Get next operand type byte
                                             52
62
7
18
53
F3
                                                                                                                                                  No more operands to test?
Yes, we have all the operands
Look at next operand
                                                                                            TSTB
                                                                                                         (R2)
                                                                                                         ALLOPDS
                                                                                            BEQL
                                                                                                        NEXT_OPERAND
R4, (R7)+
SCAN
                                                                                            BSBB
                                                      DO
11
                                     87
                                                                                            MOVL
                                                                                                                                                   Save address of operand
                                                                                            BRB
                                                                               ALLOPDS:
                                                                                                                                                   All operand addresses are available
                                                      30
E9
CA
D0
                                                                                                        TRY_TO_FIX : Try to fix the error RO, RESIGNAL : If we can't, resign #PSL$M_FPD, aPSL_OFF+ADR_IMAGE(FP) : Cle #SS$_NORMAL, RO : Everything is okay
                                                                                                                                                   Try to fix the error
If we can't, resignal the error
                                                                                            BSBW
                                                                                            BLBC
                               08000000 8F
50 01
                                                                                                                                                                           : Clear FPD bit
              FB78 DD
                                                                                            BICL2
                                                             00A3
                                                                                            MOVL
                                                      04
                                                             00A6
                                                                                            RET
                                                                                                                                                : return
```

```
LIBSFIXUP_DEC
                                        - Fixup decimal reserved operand NEXT_OPERAND - Get next operand
                                                                                                                       VAX/VMS Macro V04-00
[SORT32.SRC]LIBFIXUPD.MAR:1
                                                                      .SBTTL NEXT_OPERAND - Get next operand
                                                              FUNCTIONAL DESCRIPTION:
                                                                      Interpret the instruction stream and gets the next operand.
                                                              CALLING SEQUENCE
                                                                      JSB
                                                                                NEXT_OPERAND
                                                               INPUT PARAMETERS:
                                                                      R2 = address of operand type table
                                                              IMPLICIT INPUTS:
                                                                      REG_IMAGE(FP) instruction stream
                                                                                                    : The image of the registers including PC
                                                              OUTPUT PARAMETERS:
                                                                      R4 = OA1 (operand address of bits 31:0 of operand)
R5 = OA2 (operand address of bits 63:32 of operand) if R1 = 8
                                                                      R9 = mask of registers used in the operands
                                                               IMPLICIT OUTPUT:
                                                                      Saved image of PC is updated as operand stream is interpreted.
                                                               COMPLETION STATUS
                                                                      NONE
                                                              SIDE EFFECTS:
                                                                      NONE - uses registers RO:R9 - see LIB$FIXUP_DEC for register usage
                                                           NEXT_OPERAND:
                                                                                                                 R3 = initial context index register
                                                                      MOVZBL (R2), R0
MOVZBL WOOP_CONTEXT[R0], R1
                                                                                                                 Get operand type byte
                                                                                                              ; Get operand type by Get context amount
                                                            : Loop to get operand specifier - loop back here (once) if operand specifier is inde
                                                            LOOP_OP:
                                                                                                                 RO = next I-stream byte (sign extended)
R6 = register field
                                                                                #0. #4. RO. R6
#4. #4. RO. RO
#^B1100, RO
                                                                      EXTZV
                                                                                                                 RO = operand specifier 7:4
                                                                      EXTZV
                                                                                                                Do we use the register?
branch if not
Mask of register used
Is a register modified by this?
branch if not
                                                                      BITB
                                                                      BEQL
                                                                                LITERAL
                                                                                R6. #1, R8
R0, #^x01C00000, -4(SP)
                                                                      ASHL
                01C00000 8F
       FC AE
                                                                      ASHL
                                                                      BGEQ
                            10
                58
                                                                                                                 Also set the register modified bit
                                                                      BISL2
                                                                                                               : Include into other modified registers
```

L1B\$F1XUP_DE	C					- FI	ixup decimal	reserved Get next	operand operand	16-SEP-1984 5-SEP-1984	01 : 19 03 : 3	9:22 VAX/VMS Macro VO4-00 Page 8 5:37 [SORT32.SRC]LIBFIXUPD.MAR;1 (4)
		01	8 (	04	50	8F 0028 0032 0044 003F 004B 0057 0066 006E 0072 0076	00ED 371	10\$:	CASEB .WORD	RO, #4, #15-4 INDEXED-10\$ REG-10\$ REG-10\$ AUTO_DECR-10\$ AUTO_INCR-10\$ AUTO_INCR_DEF-10\$ BYTE_DISPL_10\$ BYTE_DISPL_DEF-10\$ WORD_DISPL=10\$ WORD_DISPL=10\$ LONG_DISPL_DEF-10\$ LONG_DISPL_DEF-10\$		Dispatch on operand specifier code  5 6 7 8 9 10 11 12 13 14
	64	5(	54	55 7E 10	7E 64 50	DE DO 7A OS	00EF 372 00F1 373 00F3 375 00F5 375 00F7 376 00F7 377 00FA 379 00FE 380 0101 381 0106 382 0107 383 0107 385 0107 385			-(SP), R5 4(SP), R4 (R4), -(SP) R0, #16, R6, (R4)		We may want to reference the literal Address of high half of operand Address of low half of operand Push the return address back Store operand All done
	53	5	1 (	30	AD46 51 A1	C5 D4 11	0107 384 0107 385 0100 386 010F 387 0111 388	INDEXED:	MULL3 CLRL BRB	REG_IMAGE(FP)[R6],R1,R1,R1,L00P_0P	:	Save context index and loop back R3 = context index See if already had an index Go back and get next specifier
		54 55	FB:	38 3C	CD46	D0 D0 05	0111 389 0117 390 011D 391	REG:	MOVL MOVL RSB	ADR_IMAGE(FP)[R6], R4 ADR_IMAGE+4(FP)[R6],	R5 :	R4 = OA1 = adr where Rn saved in stack R5 = OA2 = adr where Rn+1 saved in stack
			C AD4		51	CS	011E 393 011E 393 011E 394 0123 395 0123 396	AUTO_DEC	SUBL			decrement Rn by operand size
		54	6 E	3 C	AD46 40	DO 11	0128 397		MOVL BRB	REG_IMAGE(FP)[R6], R4 SET_OA2	;	R4 = OA = contents of Rn set OA2, check op and RSB
		54 B(	AD4	3C	AD46 51 34	DO CO 11	012F 401	AUTO_INC	MOVL	REG_IMAGE(FP)[R6], R4 R1, REG_IMAGE(FP)[R6] SET_OA2	* * * * * * * * * * * * * * * * * * *	R4 = OA = contents of Rn increment Rn by operand size set OA2, check op and RSB
		54 B(	C AD	54	AD46 64 04 25	DO DO CO 11	0134 402 0136 403 0136 404 0136 405 013B 406 013E 407 0143 408	AUTO_INC	R_DEF: MOVL MOVL ADDL BRB	REG_IMAGE(FP)[R6], R4 (R4), R4 #4, REG_IMAGE(FP)[R6] SET_OA2		R4 = contents of Rn R4 = OA increment Rn by 4 (size of address) set OA2, check op, and RSB
					2B 0E	10 11	0145 410 0145 411 0147 412 0149 413	BYTE_DIS	PL: BSBB BRB	NEXT BYTE DISPC		RO = next I-stream byte add to PC
					27 14	10	0149 414 0149 415 0149 415 014B 416 014D 417		PL DEF: BSBB BRB	NEXT BYTE DISPC_DEF	:	RO = next I-stream byte add to PC and defer
					28	10	014D 418 014D 419	WORD_DIS	PL: BSBB	NEXT_WORD	;	RO = next 1-stream word

L1B\$F1XUP_DEC V04-000				- FI	xup decima _DPERAND -	l reserved operand	N 5 d 16-SEP-1984 5-SEP-1984	01:19:22 03:35:37	VAX/VMS Macro V04-00 Page ESORT32.SRCJLIBFIXUPD.MAR;1	9 (4)
			06	11	014F 42	BRB	DISPL	; add to	o PC	
			27 0C	10	0151 42 0151 42 0153 42 0153 42	WORD_DISPL_DEF: BSBB BRB	NEXT_WORD DISPE_DEF	: R0 = 1	next I-stream word D PC and defer	
54	ВС	AD46	2C 50 0B	10 C1 11	0155 420 0155 420 0157 420 0150 420	LONG_DISPL: BSBB BISPL: ADDL3 BRB	NEXT_LONG RO, REG_IMAGE(FP)[R6] SET_OA2	], R <sup>1</sup> RO = 1	next I-stream longword ; R4 = OA = (Rn) + displacement A2, check OP, and RSB	
			22	10	015F 43 015F 43	LONG_DISPL_DEF: BSBB DISPL_DEF:	NEXT_LONG	; RO = 1	Next I-stream longword	
54	BC	AD46 54	50 64	C1 D0	0161 43 0161 43 0167 43	DISPL_DEF: ADDL3 MOVL	RO REG IMAGE (FP) [R6]	], R4 = (	Next I-stream longword for displacement deferred ; R4 = (Rn) + displacement DA = (DA) (do defer)	
					0161 436 0167 436 016A 436 016A 436 016A 446 016A 446 016A 446 016A 446 016A 446 016A 446 016A 446 016A 446	-	ndex or 0 and address 2) from 0/ memory not a register	A+4 since r and there	fore is contiguous	
	55	54 04	53 54	C0 C1 O5	016A 44 016A 44 016A 44 016D 44 0171 44	ADDL3	R3. R4 R4, #4, R5	: R4 = (	OA + context index or 0 OA2 = OA + 4	

RSB

10 (5)

```
- Fixup decimal reserved operand TRY_TO_FIX - Try to fix the operands of
                                                                                                                                                             (6)
                                                      .SBITL TRY_TO_FIX - Try to fix the operands of the instruction
                                    4689
470
471
473
475
477
477
477
477
477
                                          FUNCTIONAL DESCRIPTION:
                                                     Try to fix the operands of the instruction.
                                             CALLING SEQUENCE
                                                     JSB TRY_TO_FIX
                                             INPUT PARAMETERS:
                                                     R2 = address in operand type table
R9 = mask of registers used
                                    4883448567890123449956789
44444444449956789
                                             IMPLICIT INPUTS:
                                                     REG_IMAGE(FP)
instruction stream
                                                                                       ; The image of the registers including PC
                                             OUTPUT PARAMETERS:
                                                     RO = 1 if successful, 0 otherwise
                                                     R9 = mask of registers used in the operands
                                             IMPLICIT OUTPUT:
                                                     NONE
                                             COMPLETION STATUS
                                                     NONE
                                    SIDE EFFECTS:
                                                     NONE
                                          TRY_TO_FIX:
                                          Find which registers are clobbered by the instruction
                                                                SING TAB, RO
RO, R2, R2
W-3, R2, R1
SING TAB[R1], R2
REGS_TAB[R1], R9
100$
                                                                                                     Base address of R2
R2 less SING TAB
divided by 8
             CF
50
8F
                                                     MOVAB
                    SUBL 3
                                                      ASHL
                                                     PAVOM
                                                                                                     Restore pointer to opcode value
                                                                                                     Did we use any clobbered registers?
Yes, we can't find the source
                                                     BITL
                                                     BNEQ
                                          Try to find the invalid byte.
                                                                OPD IMAGE(FP), R4
(R4), R4
R5, R6
(R2), #^x09
40$
       E 338
54
56
09
54
                     70
00
91
12
06
                                                      MOVQ
             CD 645
655
625
645
                                                                                                   : Get the source
                           01AD
01B0
01B3
                                                      MOVL
                                                      MOVL
                                                                                                     Grab original source address
                                                     CMPB
BNEQ
                                                                                                     Was the instruction CVTSP?
                                                                                                     No, don't check the sign
                                                      INCL
                                                                 R4
```

See if the instruction now works.

MOVAB CMPB

E338 CD 09 62 3C

51 65 E340 CD 51 6241 A0 8F 51

00

04

AO BF

57

51

OA

9E 91 13

D0091EDE1E4191991E

0217

615:

62\$:

638:

OPD\_IMAGE(FP), R7 (R2), #^x09 70\$ Check the overpunch character. If it's not valid, change it. : Yes, don't check the trailing byte MOVZBL MOVL

(R5), R1 8+OPD IMAGE(FP), R2 (R2)[R1], R1 R1, #^XAO 61\$ The overpunch byte The translation table The translated byte MOVB Is the digit valid? Branch if not valid CMPB BGEQU #0 #4, R1, #^XOA Is the sign valid? Branch if okay CMPZV BGEQU R1 63\$ Look for a good character Jump into the loop CLRL BRB Less characters to try We couldn't find a good byte INCB 100\$ BCS (R2) + R0 R0, #4XA0 62\$ Grab this translated byte Is the digit valid? Branch if not valid MOVB CMPB BGEQU

; Was the instruction CVTSP?

- Fixup decimal reserved operand 16-SEP-1984 01:19:22 VAX/VMS Macro V04-00 Page 14 GET\_REGS Get contents and addresses of a 5-SEP-1984 03:35:37 [SORT32.SRC]LIRFIXUPD.MAR;1 (7)

608 .SBITL GET\_REGS Get contents and addresses of all save registers in stack FUNCTIONAL DESCRIPTION: GET\_REGS scans the stack and finds all registers saved in call frames back to the signal facility. Thus it makes an image of the registers at the time of the exception or CALL LIBSSIGNAL/STOP. Because a double operand may be saved in two different places, an image array of addresses where the registers are saved is also created. Note: GET\_REGS assumes: caller has saved R2:R11 in frame using its entry mask so all registers are in memory somewhere. Stack scan is defensive against bad stacks. Note: To reconstruct contents of SP at time of exception or call LIB\$SIGNAL, Use the fact that the signal args list is pushed on stack first. That is SP is = adr of last signal arg/ +4. Also depends on saved PC being SYS\$CALL\_HANDL+4. CALLING SEQUENCE: GET\_REGS JSB INPUT PARAMETERS: NONE IMPLICIT INPUTS: CHF\$L\_SIGARGLST.(AP) ; Adr. of array of signal args CHF\$L\_MCHARGLST. (AP) : Adr. of array of mechanism args **OUTPUT PARAMETERS:** NONE IMPLICIT OUTPUTS: REG\_IMAGE(FP)
ADR\_IMAGE(FP) ; set reg image array RO:PC/PSL ; Set adr where reg saved RO:PC/PSL ; except adr. where SP SAVED = 0, since not COMPLETION CODES: NONE JSB SIDE EFFECTS: 654 655 656 657 658 660 661 663 664 If error, RET with error code Registers used: R1 = pointer to register image array (REG\_IMAGE) R2 = stack frame pointer

PROBEW #0, #SF\$L\_SAVE\_REGS,-; check if fixed part of previous frame ok

00

OD

.END

: end of LIB\$FIXUP\_DEC

...........

IB\$FIXUP_DEC Symbol table	- Fixup decimal	reserved		16-SEP-1984 01:19:22 VAX/VMS 5-SEP-1984 03:35:37 CSORT32	Macro V04-00 .SRCJLIBFIXUPD.MAR;1	Page	17
DR IMAGE LLOPDS POFF UTO_DECR UTO_INCR_DEF AD_STACKT YTE_DISPL YTE_DISPL YTE_DISPL DEF HF\$L_MCHARGLST HF\$L_MCH_SAVRO HF\$L_SIGARGLST HF\$L_SIGARGLST HF\$L_SIGARGLST HF\$L_SIGARGLST HF\$L_SIGARGLST HF\$L_SIGARGLST	= FFFFFFF8  = FFFFFF8  = 00000030  0000011E R  0000012A R  00000136 R  00000145 R  00000145 R  00000147 R  = 0000000000000000000000000000000000	02 02 02 02 02 02 02	SF\$L_SAVE_FP SF\$L_SAVE_PC SF\$L_SAVE_REGS SF\$S_SAVE_MASK SF\$V_SAVE_MASK SF\$W_SAVE_MASK SIG_TO_RET SING_TAB SP_OFF SS\$_NORMAL SS\$_RESIGNAL SS\$_ROPRAND SS\$_UNWIND STACK	= 00000000 = 00000010 = 00000000 = 000000000 = 000000000 = 0000000000	02		
ISPL ISPL DEF ND SCAN P OFF ET REGS MAGE_PC MAGE_PSL NDEXED IB\$FIXUP_DEC IB\$ BADSTA ITERAL ONG_DISPL ONG_DISPL OOP OOP OOP OOP EXT_BYTE EXT_LONG EXT_OPERAND EXT_WORD	00000157 R 00000161 R 000002D6 R = 00000281 R = FFFFFFFF B = FFFFFFFF B = FFFFFFFF C 00000107 R 00000057 R 00000155 R 00000155 R 00000291 R 00000291 R 00000291 R 000000291 R 0000000291 R 0000000291 R 000000000000000000000000000000000000	02 02 02 02 02 02 02 02 02 02 02 02 02 0	STS\$S_COND_ID STS\$V_COND_ID SYS\$CALL HANDL SYS\$UNWIND TRY_TO_FIX WORD_DISPL WORD_DISPL_DEF	= 00000019 = 00000003 ******** 0000018C R 0000014D R 00000151 R	X 00 X 00 02 02 02		
EXT WORD PD IMAGE P	= 00000003 = 00000001 = 0000003C = 08000000 = 00000040 = 00000004 = 00000004	02					
STOFF EGS_TAB EG_DEF EG_IMAGE ESIGNAL CAN ET_OA2 FSC_SAVE_AP	= 0000000C 00000111 R 00000123 R = FFFFFFBC 00000053 R 00000087 R 0000016A R = 00000008	02 02 02 02 02 02					

.

LIBSFIXUP\_DEC Psect synopsis

- Fixup decimal reserved operand

16-SEP-1984 01:19:22 VAX/VMS Macro V04-00 5-SEP-1984 03:35:37 [SORT32.SRC]LIBFIXUPD.MAR;1

# Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes			
SABSS LIBSCODE	00000000 ( 0.) 00000000 ( 0.) 00000314 ( 788.)	00 ( 0.) 01 ( 1.) 02 ( 2.)	NOPIC USR NOPIC USR PIC USR	CON ABS CON ABS	LCL NOSHR NOEXE LCL NOSHR EXE LCL SHR EXE	NORD NOWRT NOVEC BYTE RD WRT NOVEC BYTE RD NOWRT NOVEC LONG

## Performance indicators

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.04	00:00:01.81
Command processing Pass 1	232	00:00:06.35	00:00:20.85
Symbol table sort Pass 2	140	00:00:00.88	00:00:02.09
Symbol table output Psect synopsis output	10	80.00:00:00	00:00:00.36
Cross-reference output Assembler run totals	521	00:00:00.00	00:00:00.00

The working set limit was 1200 pages.
37212 bytes (73 pages) of virtual memory were used to buffer the intermediate code.
There were 30 pages of symbol table space allocated to hold 579 non-local and 20 local symbols.
771 source lines were read in Pass 1, producing 14 object records in Pass 2.
13 pages of virtual memory were used to define 12 macros.

! Macro library statistics !

Macro Library name

Macros defined

\_\$255\$DUA28:[SYSLIB]STARLET.MLB;2

598 GETS were required to define 8 macros.

There were no errors, warnings or information messages.

MACRO/DISABLE=TRACE/LIS=LIS\$:LIBFIXUPD/OBJ=OBJ\$:LIBFIXUPD MSRC\$:LIBFIXUPD/UPDATE=(ENH\$:LIBFIXUPD)

0363 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

